


**LFPAK56**

**Symbol**


Parameter	Value	Unit
$V_{DS}$	45	V
$R_{DS(ON)-Max}$	2.0	m $\Omega$
$I_D$	132	A

### Key Features

- Fast switching speed
- Reliable and Rugged
- ROHS Compliant & Halogen-Free
- 100% UIS / Rg Tested
- Moisture Sensitivity Level MSL1

### Applications

- DC-to-DC converters
- Switch Mode Power Supply
- Brushless DC motor control

## Ordering Information

Ordering part Number	Marking code	Package	Form
VPLMDF7148	7148	LFPAK56	Tape & Reel

## Absolute Maximum Ratings (T<sub>j</sub> = 25°C, unless otherwise specified)

Parameter	Symbol	Rating	Unit	
Drain-Source Voltage	$V_{DS}$	45	V	
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V	
Maximum Junction Temperature	$T_J$	175	°C	
Storage Temperature Range	$T_{STG}$	-55 to 175	°C	
Diode Continuous Forward Current	$I_S$	41	A	
Diode Pulse Current	$I_{SP}$	400 <sup>(1)</sup>	A	
Pulse Drain Current Tested	$I_{DM}$	330	A	
Continuous Drain Current	$I_D$	$T_C=25^\circ C$	132	A
		$T_C=100^\circ C$	93	
Maximum Power Dissipation	$P_D$	$T_C=25^\circ C$	63	W
		$T_C=100^\circ C$	31	
Continuous Drain Current	$I_D$	$T_A=25^\circ C$	29	A
		$T_A=70^\circ C$	24	
Maximum Power Dissipation	$P_D$	$T_A=25^\circ C$	3.0	W
		$T_A=70^\circ C$	2.1	
Avalanche Current, Single pulse	$I_{AS}^{(2)}$	L=0.2mH	35	A
		L=0.5mH	18	
Avalanche Energy, Single pulse	$E_{AS}^{(2)}$	L=0.2mH	122	mJ
		L=0.5mH	81	

## Thermal Characteristics

Parameter	Symbol	Rating	Unit
Thermal Resistance-Junction to Case	$R_{\theta JC}$	2.4	°C/W
Thermal Resistance-Junction to Ambient	$R_{\theta JA}^{(3)}$	50	°C/W

- <sup>(1)</sup> Max. current is limited by bonding.
- <sup>(2)</sup> UIS tested and pulse width are limited by maximum junction temperature 175°C
- <sup>(3)</sup> Surface Mounted on 1in<sup>2</sup> FR-4 board with 1oz.

**Electrical Characteristics** ( $T_j = 25^\circ\text{C}$ , unless otherwise specified)

**Static Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	45	-	-	V	$V_{GS}=0V, I_{DS}=250\mu A$
Drain-Source Breakdown Voltage(transient)	$V_{(BR)DSS}$	48	-	-	V	$V_{GS}=0V, I_{DS(aval)}=35A, \text{time} < 100 \mu s$
Zero Gate Voltage Drain Current	$I_{DSS}$	-	-	1	$\mu A$	$V_{DS}=32V, V_{GS}=0V$
Gate Threshold Voltage	$V_{GS(th)}$	1.3	1.7	2.3	V	$V_{DS}=V_{GS}, I_{DS}=250\mu A$
Gate Leakage Current	$I_{GSS}$	-	-	$\pm 100$	nA	$V_{GS}=\pm 20V, V_{DS}=0V$
Drain-Source On-state Resistance	$R_{DS(ON)}^{(4)}$	-	1.65	2.0	m $\Omega$	$V_{GS}=10V, I_{DS}=20A$
		-	3.4	4.4		$V_{GS}=4.5V, I_{DS}=15A$
Forward Transconductance	$g_{fs}$	-	40	-	S	$V_{DS}=5V, I_{DS}=10A$

**Dynamic Characteristics<sup>(5)</sup>**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Gate Resistance	$R_G$	-	1.3	-	$\Omega$	$V_{GS}=0V, V_{DS}=0V, \text{Freq.}=1\text{MHz}$
Input Capacitance	$C_{iss}$	-	2303	-	pF	$V_{GS}=0V, V_{DS}=20V, \text{Freq.}=1\text{MHz}$
Output Capacitance	$C_{oss}$	-	741	-		
Reverse Transfer Capacitance	$C_{rss}$	-	73	-		
Turn-on Delay Time	$t_{d(ON)}$	-	12	-	nS	$V_{GS}=10V, V_{DS}=20V, I_D=1A, R_{GEN}=1\Omega$
Turn-on Rise Time	$t_r$	-	10	-		
Turn-off Delay Time	$t_{d(OFF)}$	-	29	-		
Turn-off Fall Time	$t_f$	-	49	-		

**Gate Charge Characteristics**







Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Total Gate Charge	$Q_g$	-	16	-	nC	$V_{GS}=4.5V, V_{DS}=20V, I_D=20A$
		-	33	-		$V_{GS}=10V, V_{DS}=20V, I_D=20A$
Gate-Source Charge	$Q_{gs}$	-	8	-		
Gate-Drain Charge	$Q_{gd}$	-	5	-		


**Source Drain Diode Characteristics**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Diode Forward Voltage	$V_{SD}^{(4)}$	-	0.75	1.1	V	$I_{SD}=25A, V_{GS}=0V$
Reverse Recovery Time	$t_{rr}$	-	36	-	nS	$I_F=10A, V_R=20V$ & $dI_F/dt=100A/\mu s$
Reverse Recovery Charge	$Q_{rr}$	-	27	-	nC	

- (4) Pulse test (pulse width  $\leq 300\mu s$ , duty cycle  $\leq 2\%$ ).
- (5) Guaranteed by design, not subject to production test


## Electrical Characteristics Diagrams






V<sub>DS</sub> - Drain - Source Voltage (V)

Figure 7. Capacitance




Q<sub>g</sub>, Total Gate Charge (nC)

Figure 8. Gate Charge Characteristics




T<sub>c</sub>-Case Temperature (°C)

Figure 9. Power Dissipation




T<sub>c</sub>-Case Temperature (°C)

Figure 10. Drain Current



V<sub>DS</sub> - Drain-Source Voltage (V)

Figure 11. Safe Operating Area



V<sub>GS</sub> - Gate - Source Voltage (V)

Figure 12. Transfer Characteristics






Figure 13.  $R_{\theta JC}$  Transient Thermal Impedance

Package Information (LFPAK56)



Outline dimensions in mm

Unit:mm	Min	Typ	Max
A	1.000	-	1.300
A1	0.000	0.075	0.150
A2	0.980	1.050	1.120
b	0.350	0.420	0.500
b2	4.020	4.230	4.410
c	0.190	0.220	0.250
c2	0.240	0.270	0.300
D	4.450	-	4.700
D1	-	-	4.450
E	4.950	-	5.300
E1	3.500	-	3.700
e	1.27 BSC		
H	5.950	-	6.250
i	-	-	0.250
L	0.400	-	0.850
L1	0.270	-	0.570
L2	0.800	-	1.300
θ	0°	-	8°



Suggested Pad Layout (Unit:mm)

**Disclaimer**

The information provided in this datasheet is believed to be accurate and reliable. Errors or omissions are expected. indiaVP Semiconductor Pvt. Ltd. reserves the right to make changes to the product specifications without prior notice. Users should verify the suitability of the product for their specific applications. Please visit our website for the latest datasheet.

**Contact Information**

**indiaVP Semiconductor Pvt. Ltd.**

Email: [sales@ivpsemi.com](mailto:sales@ivpsemi.com)

Website: [www.ivpsemi.com](http://www.ivpsemi.com)